

A Fully Integrated 660 MHz Low-Swing Energy-Recycling DC–DC Converter

Mehdi Alimadadi, Samad Sheikhaei, *Student Member, IEEE*, Guy Lemieux, *Senior Member, IEEE*,
Shahriar Mirabbasi, *Member, IEEE*, William G. Dunford, *Senior Member, IEEE*,
and Patrick R. Palmer, *Member, IEEE*

Abstract—A fully integrated 0.18 μm DC–DC buck converter using a low-swing “stacked driver” configuration is reported in this paper. A high switching frequency of 660 MHz reduces filter components to fit on chip, but this suffers from high switching losses. These losses are reduced using: 1) low-swing drivers; 2) supply stacking; and 3) introducing a charge transfer path to deliver excess charge from the positive metal-oxide semiconductor drive chain to the load, thereby recycling the charge. The working prototype circuit converts 2.2 to 0.75–1.0 V at 40–55 mA. Design and simulation of an improved circuit is also included that further improves the efficiency by enhancing the charge recycling path, providing automated zero voltage switching (ZVS) operation, and synchronizing the half-swing gating signals.

Index Terms—Charge recycling, integrated output filter, low-power stacked driver, subgigahertz switching, switch mode DC–DC converter.

I. INTRODUCTION

POWER consumption of CMOS digital logic designs has increased rapidly for the last several years. It has become an important issue not only in battery-powered applications, but also in high-performance digital designs due to packaging, cooling, and energy costs.

In modern high-performance CMOS processors, dynamic voltage and frequency scaling (DVFS) technique is commonly used to save dynamic power according to (1). This equation is an approximation that is commonly used to model dynamic power dissipation in digital circuits [1]

$$P_{\text{dis}} = CV_{DD}^2 f_{\text{clk}}. \quad (1)$$

Manuscript received August 22, 2008; revised November 24, 2008. This paper was presented in part at the IEEE Power Electronics Specialists Conference (PESC) and the Canadian Conference on Electrical and Computer Engineering (CCECE). Recommended for publication by Associate Editor S. Y. (Ron) Hui.

M. Alimadadi, S. Sheikhaei, G. Lemieux, and S. Mirabbasi are with the Electrical and Computer Engineering Department, University of British Columbia, Vancouver, BC V6T 1Z4, Canada (e-mail: mehdi@ece.ubc.ca; samad@ece.ubc.ca; lemieux@ece.ubc.ca; shahriar@ece.ubc.ca; wgd@ece.ubc.ca).

W. G. Dunford is with the Electrical and Computer Engineering Department, University of British Columbia, Vancouver, BC V6T 1Z4, Canada. He is also with Legend Power Systems, Inc., Burnaby, BC V5A 4N6, Canada (e-mail: wgd@ece.ubc.ca).

P. R. Palmer is with the Department of Engineering, University of Cambridge, Cambridge CB2 1PZ, U.K. (e-mail: prp@eng.cam.ac.uk).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TPEL.2009.2013624

Here, P_{dis} , C , V_{DD} , and f_{clk} are the total dynamic power dissipation, total capacitance, supply voltage, and clock frequency, respectively.

Although scaling a common supply voltage may be appropriate for many applications, this degrades overall system performance [2]. Since dynamic power is a quadratic function of voltage, parts of the circuit that are not performance-critical can operate at a reduced supply voltage to save significant energy. This requires an additional ON-chip voltage supply. Another power-saving technique is to employ adaptive body biasing, where additional voltage supplies are used to dynamically adjust transistor threshold voltages between high-performance and low-power modes. Generating these additional supply voltages with an ON-chip power converter rather than OFF-chip can simplify chip and board design and reduce costs.

In integrated power converter designs, smaller inductor and capacitor values are much preferred to save ON-chip area. Converter design formulas indicate that a higher switching frequency reduces the size of the passive components needed. However, operating at a high frequency increases switching losses through the energy dissipated in the power MOSFETs and their gate drivers. Overall, these switching losses are a significant part of the total losses of a dc–dc converter.

In modern switching converters, zero voltage switching (ZVS) is a common technique to reduce dynamic power loss in the power MOSFET transistors [3], but gate driver loss remains significant. The main idea behind ZVS is to turn ON a power transistor only when the voltage drop across the source/drain terminals is 0 V, resulting in no power loss because no current can flow. In [4]–[6], the ZVS concept is applied to a high-frequency clock driver for very large scale integration (VLSI) applications, resulting in the integrated clock driver/power converter circuit shown in Fig. 1. This circuit recovers energy stored in the main clock capacitor C_{clk} by delivering the energy to the load R_L , a concept called *energy recycling*, but this does not attempt to save energy used in the “front-end” gate driver chain.

In this paper, energy-saving techniques are applied to the front-end drive chain and main power transistors of a fully integrated buck converter. Earlier versions of this paper appeared as [7] and [8], where separate chains of inverter gates are used to drive each of the power transistors in the buck converter. The circuit combines low-swing drivers and supply stacking techniques to reduce switching losses of the gate driver chain. In addition, the circuit delivers excess charge from the positive metal-oxide semiconductor (PMOS) drive chain to the load, a form of energy recycling, to improve the overall conversion efficiency.




Fig. 1. Recycling clock energy with a dc-dc converter (approximate model).




Fig. 2. Circuit diagram of the implemented dc-dc converter prototype with charge-recycling diodes.

79 The behavior of switching converters below a switching fre-
 80 quency of 2 MHz have been previously investigated in [9]
 81 and [10], and converter models were introduced that include
 82 the nonlinearities and parasitics. On the other hand, [11] is an
 83 example of a fully integrated step-down converter fabricated in
 84 a 0.18 μm SiGe RF BiCMOS process. The converter provides
 85 a programmable 1.5–2 V output voltage at a 200 mA current
 86 rating with a switching frequency of 45 MHz. That design uti-
 87 lizes a two-stage interleaved ZVS synchronous buck topology
 88 and has a maximum efficiency of 65%.

89 This paper improves upon a previous dc-dc converter design
 90 by the authors. In [7], a fabricated chip was successfully tested
 91 and corresponding simulation and measurement results were
 92 reported. In this paper, a new circuit design is simulated to
 93 demonstrate improvements to the charge recycling path, ZVS
 94 operation, and half-swing gating signal propagation.

95 This paper is organized as follows. Design ideas are presented
 96 in Section II, which also includes idealized timing diagrams
 97 and introduces the energy-saving design techniques used. Chip

test results are discussed in Section III. Section IV presents
 improvements based on simulations, and finally, conclusions
 are made in Section V.

101 II. CIRCUIT DESIGN

102 A. Basic Operation

103 The circuit diagram of the implemented CMOS-based buck
 104 converter is shown in Fig. 2. C_x represents all the parasitic
 105 capacitances at node V_{inv} including M_p and M_n drain to ground
 106 capacitances. When both M_p and M_n are OFF, a positive induc-
 107 tor current will remove charge from C_x , reducing V_{inv} , whereas
 108 a negative inductor current will charge C_x , increasing V_{inv} .
 109 When $V_{inv} = 0$, the M_n transistor is turned ON, while when
 110 $V_{inv} = V_{DD}$, the M_p transistor is turned ON. In this way, ZVS
 111 operation is achieved for both M_n and M_p transistors, respec-
 112 tively. This can be accomplished by independently driving the
 113 transistor gates.

114 B. Energy-Saving Design Techniques

115 In this design, the following energy-saving design techniques
116 have been employed.

117 1) The negative metal-oxide semiconductor (NMOS) and
118 PMOS output transistors have large input gate capaci-
119 tances, requiring them to be driven by a chain of tapered
120 inverters referred to here as the front-end drive chain.
121 Separate drive chains are required to allow precise control
122 of the NMOS and PMOS turn-ON and turn-OFF times to
123 achieve ZVS. Despite ZVS, which reduces energy waste
124 in the final NMOS/PMOS pair, significant losses are as-
125 sociated with operating the two drive chains and the gates
126 of the output transistors at high switching frequencies. To
127 reduce the energy lost at every transition, each drive chain
128 employs low-swing signaling by swinging only half-rail,
129 between 0 and $V_{DD}/2$ or between $V_{DD}/2$ and V_{DD} for
130 NMOS and PMOS, respectively. This saves a significant
131 amount of energy compared to full-rail switching. How-
132 ever, the outputs of the low-swing drive chains must turn
133 ON their respective NMOS and PMOS output transistors
134 sufficiently, so it is essential that $V_{DD}/2$ be well above
135 V_{t-NMOS} and $|V_{t-PMOS}|$. Here, V_{t-NMOS} and V_{t-PMOS}
136 denote the threshold voltage of NMOS and PMOS trans-
137 istors, respectively. To increase overdrive, devices with
138 low threshold voltage (low- V_t) may be used for the NMOS
139 and PMOS output transistors as well as the rest of the drive
140 chain.

141 2) A half-rail swing for both drive chains allows the NMOS
142 and PMOS chains to share the common reference voltage
143 of $V_{DD}/2$. This allows energy reuse in the form of voltage
144 supply stacking as shown in Fig. 2. Charge used by the
145 upper PMOS drive chain still has unused potential, so
146 it can be reused by the lower NMOS drive chain. This
147 technique was also used in [12]. A more general case of
148 supply stacking is called charge recycling in [13].

149 3) The PMOS output transistor M_p in Fig. 2 is three times
150 wider than NMOS output transistor M_n to give similar out-
151 put characteristics. As a result, the PMOS drive chain (top
152 inverter chain) is much larger and requires approximately
153 three times as much charge to operate than the NMOS
154 drive chain (bottom inverter chain). Consequently, charge
155 accumulates at node V_m , which is stored in the middle
156 capacitor C_m . The excess charge is *recycled* by deliver-
157 ing it to the converter output load through the two series
158 diode-connected NMOS transistors, D_1 and D_2 .

159 C. Complete Operation

160 In Fig. 3, the two time periods when both transistors are
161 OFF are characterized as T_{delay1} and T_{delay2} , corresponding to
162 the delay time needed to implement ZVS for the M_n and M_p
163 transistors, respectively. There are four intervals of operation.

164 1) Interval 1 (time 0 to $D \times T_{sw}$): M_p is ON. During this
165 time, the inductor current increases linearly since the vol-
166 tage across it is constant. At the end of this interval, M_p
167 is turned OFF in accordance with the required converter
168 output voltage (the duty cycle).




Fig. 3. Idealized timing diagram of the internal signals.

- 2) Interval 2 (time $D \times T_{sw}$ to $D \times T_{sw} + T_{delay1}$): Both M_p 169
and M_n are OFF. The charge that is stored in the parasitic 170
capacitance C_x is moved to the output circuit through 171
the inductor, as the inductor current cannot be disrupted 172
abruptly. This results in rapid drop of V_{inv} . In this short 173
period of time, the inductor current can be assumed to be 174
constant, as shown. 175
- 3) Interval 3 (time $D \times T_{sw} + T_{delay1}$ to $T_{sw} - T_{delay2}$) 176
starts when the voltage across M_n is close to zero. At 177
this time, the M_n is turned ON under ZVS to provide a 178
low-resistance path for the inductor current. As there is 179
no energy supplied to the system and voltage across the 180
inductor is constant, inductor current decreases linearly 181
and by design reaches some negative value. At this point 182
of time, M_n is turned OFF. 183
- 4) Interval 4 (time $T_{sw} - T_{delay2}$ to T_{sw}). Both M_p and M_n 184
are OFF. Parasitic capacitance C_x is charged as the induc- 185
tor current cannot be disrupted abruptly. This results in 186
increase of V_{inv} . At the end of this interval, V_{inv} is close 187
to V_{DD} and M_p is ready to be turned on under ZVS. 188

189 Since the size of transistor M_p is set to be three times the
190 size of transistor M_n , and the chain to drive M_p is similarly
191 three times larger than the bottom chain, charge accumulates in
192 the middle capacitor C_m , which should operate near $V_{DD}/2$.
193 In [12], the excess charge is dissipated to ground through an
194 additional regulator forcing node V_m to $V_{DD}/2$. Instead, this
195 paper delivers the extra charge to the converter output circuit
196 to increase efficiency. This task is performed by two series

197 diode-connected NMOS transistors, D_1 and D_2 . These series
 198 diode-connected transistors automatically deliver charge to the
 199 load when $V_{\text{inv}} < (V_m - 2V_t)$ without a need for additional gat-
 200 ing signals. Because the voltage drop across a diode-connected
 201 transistor is roughly $V_{DD}/4$, the two diode-connected transis-
 202 tors in series help ensure V_m drops no lower than $V_{DD}/2$ when
 203 M_n is ON and V_{inv} is low. Before this voltage is reached, ac-
 204 cumulated charge at C_m is removed through the series diode-
 205 connected transistors by the inductor L_F in the same manner as
 206 L_F is used to perform ZVS by discharging the capacitance C_x .
 207 The voltage divider R_1 and R_2 puts V_m near $V_{DD}/2$ at startup
 208 and does not significantly contribute to operational power.

209 Charge recycling occurs during intervals 2 and 4 when both
 210 M_p and M_n are OFF and V_{inv} is in transition. In particular, when
 211 V_{inv} is rising, there is significant charge stored on the gate of
 212 M_p that is discharged through the upper driver to the C_m node
 213 at the same time that current is drawn from this node into C_x .
 214 When V_{inv} is falling, any additional surplus charge from the top
 215 chain of drivers can also be delivered to C_x .

216 In this design, weak negative feedback helps keep V_m near a
 217 stable operating point of $V_{DD}/2$. Since V_m is the supply volt-
 218 age to the bottom chain, if V_m increases, power drawn by the
 219 bottom chain increases, which causes V_m to drop. At the same
 220 time, M_n turns ON with a higher V_{gs} , and V_{inv} is pulled closer to
 221 the ground, giving D_1 and D_2 a higher V_{gs} , facilitating charge
 222 removal from C_m . Similarly, if V_m decreases, the top chain re-
 223 ceives a higher supply voltage, which results in increasing its
 224 power intake and causing V_m to increase. Also, a lower V_m
 225 causes D_1 and D_2 to receive lower V_{gs} , facilitating accumu-
 226 lation of charge in C_m . Capacitance C_m was chosen to be 20
 227 times larger than the NMOS C_{gate} to limit ripple at V_m . Using
 228 (2) and (3) from [14] as guidelines and considering maximum
 229 $I_{LF} = 2I_{\text{out}}$, initial L_F and C_F values were chosen and then
 230 optimized using ASITIC parameter extraction tools [15] and
 231 circuit simulations. The final design uses L_F and C_F values
 232 of 4.38 nH and 1.1 nF, respectively, to operate at a switching
 233 frequency of 660 MHz with a voltage ripple of less than 5% at
 234 50 mA load

$$L_F = \frac{DT_{\text{sw}}}{2I_{\text{out}}}(V_{DD} - V_{\text{out}}) \quad (2)$$

$$C_F = \frac{(1 - D)}{8(\Delta V_{\text{out,pp}}/V_{\text{out}})L_F f_{\text{sw}}^2}. \quad (3)$$

235 Here, T_{sw} is the switching period, f_{sw} is the switching fre-
 236 quency, and $\Delta V_{\text{out,pp}}/V_{\text{out}}$ is the normalized peak-to-peak out-
 237 put voltage ripple.

238 III. CHIP IMPLEMENTATION AND TEST

239 A. Chip Implementation

240 The chip was fabricated in 0.18 μm CMOS. Node V_m , the
 241 middle voltage that should remain at $V_{DD}/2$ for supply stacking,
 242 is made available OFF-chip to be externally probed or adjusted,
 243 if necessary. To keep things simple due to fabrication deadlines,
 244 this design does not automatically delay signals to achieve ZVS.
 245 Instead, the implementation relies upon the test equipment to




Fig. 4. Chip micrograph.

246 generate input signals $V_{\text{pmos-in}}$ and $V_{\text{nmos-in}}$ with the appropri-
 247 ate timing [7].

248 Ideally, a floating signal generator is needed to drive $V_{\text{pmos-in}}$
 249 with respect to V_m , as the crossover gate voltage for the top
 250 inverter chain is about $3V_{DD}/4$. However, a floating signal gener-
 251 ator was not available to the authors, and consequently, simu-
 252 lations are done with $V_{\text{pmos-in}}$ driven with respect to ground
 253 to keep the conditions in simulations and tests the same. Since
 254 the output of a signal generator is not ideal and has rise and
 255 fall times, driving $V_{\text{pmos-in}}$ with respect to the system ground
 256 would result in a relatively smaller duty ratio be “seen” by that
 257 input node (due to the higher crossover voltage). With the odd
 258 number of inverters used in the chain, this causes transistor M_p
 259 to be ON for a relatively shorter amount of time that reduces
 260 the output voltage of the converter. In both simulation and test,
 261 manual tuning was performed to obtain ZVS operation.

262 The chip micrograph is shown in Fig. 4. The 3.4 mm^2 total
 263 die area uses 2.5 mm^2 for the converter. Even at 660 MHz, the
 264 inductor dominates the area at 1.8 mm^2 . Here, the inductor L_F
 265 design is two turns of simple concentric coils implemented in
 266 the top four metal layers of the chip. A patterned ground shield
 267 (PGS) is implemented using the lowest of the six available
 268 metal layers [16]–[18]. The current density is 0.122 $\text{mA}/\mu\text{m}^2$.
 269 The value of inductance was extracted using ASITIC [15]. Its
 270 value was 4.38 nH, at 660 MHz, with lumped “ π ” model capaci-
 271 tances of 6.5 pF and a Q -factor of 10 at a resonant frequency
 272 around 1 GHz. A dc series resistance of 0.7 Ω was also ex-
 273 tracted. Although there has been some effort in characterizing
 274 magnetic cores at frequencies below 1 MHz [19], the design in
 275 this paper uses a coreless inductor, because magnetic cores are
 276 not available in conventional CMOS processes, and extra steps
 277 are needed to implement them on chip.

278 B. Chip Test

279 Testing of this chip was done at $V_{DD} = 2.2$ V. We operate at
 280 a higher voltage than the typical 1.8 V for chips fabricated in a
 281 0.18 μm process to emulate the effect of using low- V_t transistors
 282 in the design. The CMOS technology we used does not have
 283 low- V_t transistors, so our gate drivers and power MOSFETs do
 284 not operate as well at 1.8 V. Low- V_t transistors are available in
 285 most modern processes.

286 Conversion efficiency and output voltage measurements are
 287 presented in Fig. 5. Ten chips were tested, producing the stan-
 288 dard error bars shown in the figure. The physical measurements




Fig. 5. Measured chip results with standard error (S_E) bars.

289 required the use of an external supply of 1.1 V connected to
 290 V_m because it was higher than the expected voltage of $V_{DD}/2$.
 291 However, measurements show that this supply voltage was not
 292 delivering any power to the circuit, as it was always sinking cur-
 293 rent to reduce V_m . The output was adjusted between 0.75 and
 294 1 V by varying duty cycle D from 45% to 64% with a fixed
 295 $R_{load} = 18.3 \Omega$, resulting in output current of 40–55 mA. Con-
 296 version efficiency, P_{out}/P_{in} , ranges from 25% to 31%. Corre-
 297 sponding simulation results have been previously reported and
 298 were discussed in detail by the authors in [7].

IV. CIRCUIT DESIGN IMPROVEMENTS

A. Prototype Limitations

301 The efficiency of the prototype could be improved in a few
 302 ways. First, using transistors with a lower gate-threshold voltage
 303 would help the gate drivers have a lower ON-state resistance with
 304 the low-swing voltage supply. Similarly, transistors M_p and M_n
 305 would also have a lower ON-state resistance, thereby reducing
 306 the power dissipation of the circuit. In the design kit used,
 307 the standard NMOS and PMOS transistors have threshold voltages
 308 of roughly 0.4 and -0.5 V, respectively. When operating at a
 309 traditional supply voltage of $V_{DD} = 1.8$ V, the transistor gate
 310 voltage for an NMOS transistor could be as high as 1.8 V,
 311 ensuring it has a low ON-state resistance. However, in this design,
 312 the use of stacked drivers limits the highest gate voltage to 1.1 V.
 313 Transistors with a lower threshold voltage, say 0.3 and -0.4 V
 314 for NMOS and PMOS, respectively, would turn ON faster and
 315 harder. On the other hand, using such low- V_t transistors will
 316 increase the OFF-state leakage current through the transistors and
 317 contribute to increased static power dissipation of the circuit [1].

318 Second, power is also lost due to the voltage drop across the
 319 series diode-connected transistors D_1 and D_2 . These transistors
 320 keep the circuit simple, but a more complex circuit could be
 321 devised. For example, a circuit in [20] mimics the behavior
 322 of a diode using a transistor, where the gate is driven by a
 323 voltage comparator sensing V_{DS} . However, any gating circuit
 324 used here must operate much more quickly, on the order of tens
 325 of picoseconds.

326 Third, ZVS operation of the circuit was implemented by manu-
 327 ally adjusting the input signals. A proper circuit would adjust
 328 the ZVS delays dynamically based on the circuit conditions.

B. Improved Circuit Design

329 To alleviate the shortcomings of the implemented design, a
 330 new circuit is proposed as shown in Fig. 6. Regular transistors
 331 and a 2.2 V supply are still being used (in simulation), be-
 332 cause low- V_t transistors are not available in our $0.18 \mu\text{m}$ design
 333 kit.
 334

335 1) *Improved Charge Recycling Path*: In this proposed de-
 336 sign, instead of using two series diode-connected NMOS tran-
 337 sistors to transfer the excess charge from node V_m to node V_{inv} ,
 338 two series-connected PMOS transistors, M_{pm1} and M_{pm2} , are
 339 used in a way resembling a logic AND gate. Therefore, when both
 340 gating signals are low, these nodes are connected to recycle the
 341 excess charge.

342 Looking at the waveforms of V_{nmos} , V_{pmos} , and V_{inv} in Fig. 3,
 343 with ZVS for M_n , there is a period of time (interval 2) when
 344 both M_p and M_n are OFF and V_{inv} is dropping due to the positive
 345 current in the inductor L_F . This is the time slot for recycling.
 346 Recycling can happen when V_{nmos} is low and $V_{inv} \leq V_m$. Recy-
 347 cling cannot happen when V_{nmos} is low and $V_{inv} > V_m$ because
 348 no power can flow from V_m to V_{inv} . Another way of looking at
 349 the recycling circuit is to consider it a second buck converter,
 350 consisting of M_{pm2} , M_{pm1} , and M_n , inside the original con-
 351 verter. This second buck converter would be operational during
 352 the later part of the ZVS for M_n dead time, when $V_{inv} \leq V_m$.

353 Fig. 7 shows the slow fall in V_{inv} under ZVS operation of
 354 M_n . While $V_{inv} = V_{DD}$, the voltage on V_m is rising due to the
 355 V_{pmos} drive current in the top chain of inverters. When V_{inv}
 356 is falling, the fall is slowed for a short period when the series
 357 PMOS transistors M_{pm1} and M_{pm2} turn ON and C_m and C_x
 358 are connected in parallel. During this stage, the voltage V_m is
 359 reduced as desired. Once sufficient charge has been removed
 360 from C_m , the series PMOS transistors are turned OFF and the
 361 fall in V_{inv} proceeds as before. When V_{inv} reaches near 0 V, the
 362 NMOS transistor M_n is turned ON. While M_n is ON, V_{inv} might
 363 be slightly negative or positive (not shown) due to the direction
 364 of the inductor current reversing and the ON-state resistance of
 365 the transistor. Afterward, a fast rising edge in V_{inv} is shown, as
 366 no ZVS turn-ON delay is employed for the PMOS transistor M_p
 367 in Fig. 6.

368 Signals V_{nmos} and V_{inv} are good candidates to drive M_{pm1}
 369 and M_{pm2} transistors, but preliminary simulation results show
 370 that a shifted V_{inv} with lower amplitude has a better timing. This
 371 leads to the use of V_{nmos} and $V_{inv-shift}$ as the gating signals. As
 372 shown in Fig. 8, $V_{inv-shift}$ is generated using a simple circuit that
 373 resembles a switched capacitor. When $V_{inv} = V_{DD}$, capacitor
 374 C_{shift} is charged through diode D_{shift} to $V_{shift} = V_{DD} - (V_m +$
 375 $V_{diode})$. When V_{inv} is dropping, D_{shift} will become reverse-
 376 biased and $V_{inv-shift} = V_{inv} - V_{shift}$. With $V_{DD} = 2.2$ V, $V_m =$
 377 1.1 V, and $V_{diode} \cong 0.6$ V, then $V_{shift} = 0.5$ V is achieved.

378 Also, the size of M_{pm2} is smaller than M_{pm1} to avoid loading
 379 a small chain (the lower chain) with a big PMOS gate. While
 380 the ratio of the transistor sizes is not optimal, as long as the sum




Fig. 6. Circuit diagram of the proposed ZVS and charge-recycling circuits for the dc-dc converter (coupling capacitors C_{c1} and C_{c2} are not shown for clarity).




Fig. 7. Idealized timing diagram of the improved circuit diagram (ZVS on one edge only).




Fig. 8. Generating shifted voltage of $V_{inv-shift}$.


381 of the series resistance is small, power loss in the recycling path
382 will be low.

383 To disable the intrinsic body diodes, the body of M_{pm1} is
384 connected to V_{DD} , which also increases its absolute threshold
385 voltage value. This is another reason for using of $V_{inv-shift}$ rather
386 than V_{inv} as a gating signal. The body of M_{pm2} is connected
387 to its source to keep the threshold voltage intact, but there are
388 periods of time that its body diode is forward-biased. Since
389 M_{pm1} is ON when V_{inv} is low, there would not be any current
390 flowing from V_{inv} to V_m through the (forward biased) body
391 diode of M_{pm2} and the (already turned on) transistor M_{pm1} .

392 2) Improved ZVS Operation: The effective duty cycle seen
393 by the power circuit depends on various parameters, among
394 which are the value of voltage V_m , the time delay needed to im-
395 plement ZVS, and the existence of stray resistance, capacitance,
396 and inductance in the actual circuit.

397 The NMOS ZVS implementation introduced in Fig. 6 is an
398 improved version of the implementation presented by the authors in [4] and [6]. In that design, direct feedback from V_{inv}
399 was used to drive the PMOS transistor that turns ON M_n . Because the gating signal to the NMOS transistor that turns OFF
400 M_n was out of phase with the feedback signal, there could have been a period of time that both the driver PMOS and NMOS
401 transistors are ON. To circumvent this problem, the supply to the lower driver inverter was taken from the V_{pmos} node, which was
402 swinging between V_{DD} and zero.
403
404
405
406

407 In the circuit shown in Fig. 6, a complete logic NOR gate
408 is implemented inside the driver inverter chain. This performs
409 ZVS by gating M_{pd1} using V_{inv} . The two NMOS transistors in
410 the logic can have the same size as the original inverter NMOS

Fig. 9. ZVS logic and circuitry for M_p .

411 transistor they replace, but the size of the PMOS transistors
412 should be doubled to keep the drive effort as before.

413 In Fig. 6, size of the inductor L_F is reduced from 4.38 to
414 2.2 nH to increase the peak-to-peak value of the current in the
415 inductor. This would increase the built-up current in L_F and
416 facilitates the discharging/charging of C_x .

417 The ZVS circuit for the PMOS transistor M_p is the dual of
418 the ZVS circuit for the NMOS transistor M_n and is shown in
419 Fig. 9. To implement ZVS for M_p , a negative inductor current
420 is needed. That means for a specific dc output current, a higher
421 peak-to-peak inductor current will be observed; thus, the rms
422 value of the current is increased, which will result in increased
423 resistive losses in the system. On the other hand, ZVS for the
424 PMOS transistor will reduce dynamic losses in the source–
425 drain circuit of M_p and a smaller inductor is required. Thus,
426 ZVS for PMOS may or may not provide a net reduction of
427 power consumption depending on the operating conditions of
428 the system.

429 It is necessary to disable the M_p ZVS circuitry and charge
430 up C_x when no negative inductor current is present, such as
431 at system start-up. At the start-up, the ZVS circuit must wait
432 for the load voltage to rise so that a negative inductor current
433 can occur to charge up C_x and bring up V_{inv} . To detect start-up
434 conditions, V_{out} can be sensed using a voltage comparator to
435 produce the gating signal V_{start} , which disables ZVS for M_p
436 and charges C_x at the correct time.

437 3) *Improved Half-Swing Gating Signal Propagation:* In this
438 improved design, the ZVS circuitry will automatically recycle
439 charge and delay turning ON M_p or M_n according to conditions
440 at V_{inv} . This alleviates the need for external control signals to in-





Fig. 10. Use of capacitive coupling to reduce skew.

Fig. 11. Simulated effect of C_c on the relative skew of the gating signals.

441 incorporate the required delays. Instead, control signals V_{pmos} and
442 V_{nmos} should be as closely synchronized as possible. However,
443 voltage supply mismatch caused by variation of V_m or noise in
444 V_{DD} or ground can result in unequal propagation delays through
445 the driver chains, causing V_{pmos} and V_{nmos} to arrive at different
446 times than intended. In general, this condition is referred to as
447 signal skew.

448 To circumvent skew, capacitive coupling is used to synchro-
449 nize the signals [21] as shown in Fig. 10. The size of the coupling
450 capacitors is determined such that when the signal in one side of
451 the capacitor is changing, the other side will change as well.

452 The low-swing circuit of Fig. 10 is simulated with different
453 values of C_c . As shown in Fig. 11, the use of coupling capacitors
454 reduces the time difference between the rising edge of signals
455 V_{pmos} and V_{nmos} . Based on the curves in Fig. 11, a value of
456 1 pF is chosen for C_c , resulting in a short skew of about -20 ps
457 between the two gating signals. However, in this short interval
458 of time, both M_p and M_n are OFF, avoiding any possible short
459 circuit from V_{DD} to the ground. Coupling capacitors $C_{c1} = 1$ pF
460 and $C_{c2} = 4$ pF are also used in Fig. 6, but not shown here for
461 clarity.

462 C. Simulation of the Improved Circuit

463 The fully featured circuit is simulated to provide voltage and
464 current waveforms. The simulated circuit is shown in Fig. 6,
465 except transistor sizes are slightly adjusted due to the use of
466




Fig. 12. Simulated voltage waveforms of Fig. 6 with M_p ZVS circuitry of Fig. 9 ($L_F = 1.1$ nH).




Fig. 13. Simulated current waveforms of Fig. 6 with M_p ZVS circuitry of Fig. 9 ($L_F = 1.1$ nH).

ZVS circuitry for M_p shown in Fig. 9. Simulated waveforms are provided in Figs. 12 and 13 running at $I_{out} = 50$ mA, $D = 50\%$, and $L_F = 1.1$ nH with ZVS for M_p and M_n . In this simulation, the value of L_F is chosen so that a negative inductor current, which is needed for proper operation of ZVS for M_p , would be provided. At this operating point, $V_m = 1.13$ V, $V_{out} = 0.95$ V, and $\eta = 38.3\%$. For proper operation of the circuit with ZVS for both M_p and M_n , the duty cycle range is limited between 50% and 60%. As can be observed in Fig. 12, the stacked low-swing driver design results in V_{pmos} swing between V_{DD} and $V_{DD}/2$, and V_{nmos} swing between $V_{DD}/2$ and zero. Also, note that these two gating signals are active at nonoverlapping times due to the ZVS circuitry. Comparing Fig. 12 to Fig. 13, the latter shows idealized voltage waveforms with V_{inv} at a higher than 50% duty cycle.

Fig. 13 shows the reversing inductor current. The current, which contains a net positive dc component, goes negative for the ZVS operation of M_p . Taken together with Fig. 12, which




Fig. 14. Simulated efficiency versus output voltage for four variants of Fig. 6 ($L_F = 2.2$ nH).

illustrates the delayed rise of V_{nmos} and the delayed fall of V_{pmos} , this result indicates that ZVS operation for M_n and M_p is functioning correctly. In Fig. 13, the current through the recycling path and the current through M_n are out of phase, which indicates that recycled charge is not lost through M_n but it goes through the inductor to the load. In the graphs of Figs. 12 and 13, it should be noted that while the inductor current is smooth, transistor M_n current is not since the current is charging/discharging stray capacitances between the source and drain terminals of M_n .

To evaluate the benefits of driver charge recycling, four variants of the circuit were simulated: 1) baseline converter using two full-swing drivers; 2) low-swing/stacked drive chain is added and only ZVS for M_n is implemented; 3) recycling diode-connected NMOS transistors and C_m are added to 2) to recycle energy; and 4) recycling PMOS transistors and C_m are added to 2) to recycle energy. Only in 2), a supply voltage of $V_{DD}/2$ is connected to node V_m to keep it stable, otherwise V_m would rise. Simulations show that this voltage supply sinks about 20 mA of current, which adds to the power consumption of the converter circuit itself.

Simulations of these four circuits are performed at a fixed load current of $I_{out} = 100$ mA and $L_F = 2.2$ nH, and the results are shown in Figs. 14 and 15. In these simulations, the value of L_F is chosen so that the duty cycle range in which the converter circuit is operational with full swing V_{inv} is increased. As a result, ZVS for M_p is not employed since the inductor current does not reverse. The simulated waveforms were examined individually and data points corresponding to full swing V_{inv} are reported. (V_{inv} is considered to be full swing when its maximum value is above 2.0 V and its minimum value is below 0.2 V.) To make the task of comparing different variants of the circuit at each output voltage (and thus power) level easier, Fig. 14 shows efficiency as a function of output voltage while Fig. 15 shows the output voltage as a function of duty cycle.

As expected, the circuit with all the options 4) has the highest efficiency. Thus, using recycling transistors will improve the




Fig. 15. Simulated output voltage versus duty cycle for four variants of Fig. 6 ($L_F = 2.2$ nH).

TABLE I
POWER CONSUMPTION BREAKDOWN OF FIG. 6 ($L_F = 2.2$ nH)

Component	Power (mW)
Total input power intake (taken from V_{DD1} and V_{DD2})	188
Power circuit intake (taken from V_{DD2})	137
Power circuit consumption (adding up the losses in power circuit components and the output power)	145
Driver circuit power intake (taken from V_{DD1}) (includes top and bottom chains, M_n ZVS circuitry and recycling path transistors M_{pm1} and M_{pm2})	50
Top chain power intake (taken from V_{DD1} with respect to V_m)	21
Bottom chain power intake (taken from V_m) (includes M_n ZVS circuitry)	13
Recycling path PMOS transistors M_{pm1} and M_{pm2} losses	16
Transistor M_p losses	38
Transistor M_n losses (under ZVS operation)	2.5
Capacitor C_F losses	Negligible
Inductor L_F losses	7.5
Output power delivered (to load R_L)	97

521 efficiency compared to the other variants of the circuit. Also,
 522 using low-swing drivers with ZVS for M_n will improve the
 523 efficiency compared to the full-swing circuit. The baseline full
 524 swing has the worst performance. For example, at an output
 525 voltage of 1 V, the efficiency of the circuits are: 1) baseline: 22%;
 526 2) low-swing drivers with ZVS: 46%; 3) low-swing drivers with
 527 ZVS and energy recycling diode-connected NMOS transistors:
 528 49%; and 4) low-swing drivers with ZVS and energy recycling
 529 PMOS transistors: 52%. Thus, the efficiency improves from
 530 22% to 52% with the energy-saving design methodology of
 531 using low-swing drivers with ZVS and energy recycling PMOS
 532 transistors. While the ZVS circuitry improves the efficiency
 533 of the circuit, the added components to implement ZVS still
 534 contribute to the driver losses. Thus, it is important to keep the
 535 ZVS timing circuitry neat and simple.

536 Simulated power consumption of various components of
 537 the circuit in Fig. 6, at nominal output current of 100 mA
 538 and 50% duty cycle, with $L_F = 2.2$ nH and ZVS for M_p
 539 disabled, is shown in Table I. Power circuit components are
 540 M_p , M_n , L_F , C_F , and the load. As in other simulations in this
 541 paper, an ASITIC [15] extracted model and an NMOS transistor
 542 model are used for the inductor L_F and for the capacitor C_F , re-
 543 spectively, which ensures that the parasitic losses of these com-
 544 ponents are accounted for. For the power circuit, power taken
 545 from V_{DD2} is less than power calculated by adding up the out-

546 put power and losses in the power circuit components, because
 547 there is a second path for energy to get into the power circuit
 548 and that is through the recycling transistors, confirming the func-
 549 tioning energy recycling. The driver circuit consists of the top
 550 and bottom chain of inverters, including M_n ZVS circuitry and
 551 recycling path transistors M_{pm1} and M_{pm2} . The driver circuit
 552 is the biggest single consumer of power with 50 mW, justifying
 553 our close attention to this part of the circuit. Power transistor M_p
 554 is the second highest with 38 mW and the recycling transistors
 555 path is third with 16 mW power consumption. Because of the
 556 ZVS operation, the transistor M_n is ON for a shorter period of
 557 time, and when ON, it has a lower current level; thus, it con-
 558 sumes only 2.3 mW. In this simulation, the power consumption
 559 of the top chain is less than twice the bottom chain. The reasons
 560 are that although the size of the top chain is about twice the
 561 bottom chain, V_m is higher than $V_{DD}/2$ and the ZVS circuitry
 562 consumes some power itself.

563 The circuit of Fig. 6 is basically a buck converter, with a
 564 reversing but effectively continuous current in the inductor. In
 565 (4), f_c denotes the corner frequency of the output LC filter [14].
 566 Simulation results confirm that the output ripple is around 5%
 567 for all variants of the circuit

$$\frac{\Delta V_{\text{out,pp}}}{V_{\text{out}}} = \frac{\pi^2}{2} (1-D) \left(\frac{f_c}{f_{\text{sw}}} \right)^2. \quad (4)$$

V. CONCLUSION

568 The low-swing buck converter design presented here demon-
 569 strates the operation of a 660 MHz converter implemented in
 570 a 0.18 μm process, including ON-chip passives. The measured
 571 efficiency obtained is promising for such a prototype and for
 572 such a high switching frequency. However, the most important
 573 result is that energy recycling has been shown to be an essential
 574 and practical way to reduce energy loss in the front-end drive
 575 chain and boost overall conversion efficiency. An improved re-
 576 cycling circuitry was also proposed that further improves the
 577 efficiency of the implemented circuit. The lack of low- V_t tran-
 578 sistors in the prototype reduced the effectiveness of the energy
 579 saving, although some saving is evident. Low- V_t transistors are
 580 expected to be increasingly available in standard design kits as
 581 the methods employed here become commonplace.

582 The chip area consumed by the converter is dominated by
 583 the inductance even at 660 MHz. The ON-chip inductor in the
 584 fabricated circuit was designed for an rms current of 50 mA.
 585 This represents a power to area ratio of 50 mW/2.5 mm².
 586

587 Ultimately, the switching frequency has to be increased to
 588 reduce the size of the passive components, making ON-chip
 589 filter components practical. While this implies more switching
 590 losses, the steps presented here to reduce the driver power losses
 591 mitigate the adverse effects of a high switching frequency. Con-
 592 sequently, it is expected that such high-frequency designs will
 593 become of interest in a wide range of integrated circuit ap-
 594 plications. The principles developed here are part of a range
 595 of low-energy methods, which will in time allow chips to be
 596 powered in an efficient way.

REFERENCES

597

- 598 [1] J. M. Rabaey, A. Chandrakasan, and B. Nikolic, *Digital Integrated Cir-*
 599 *cuits*, 2nd ed. Upper Saddle River, NJ: Pearson Education International,
 600 2003.
- 601 [2] N. Dragone, A. Aggarwal, and L. R. Carley, "An adaptive on-chip voltage
 602 regulation technique for low-power applications," in *Proc. IEEE Int. Symp.*
 603 *Low Power Electron. Design (ISLPED)*, 2000, pp. 20–24.
- 604 [3] A. J. Stratakos, S. R. Sanders, and R. W. Brodersen, "A low-voltage CMOS
 605 DC-DC converter for a portable battery-operated system," in *Proc. IEEE*
 606 *Power Electron. Spec. Conf. (PESC)*, 1994, pp. 619–626.
- 607 [4] M. Alimadadi, S. Sheikhaei, G. Lemieux, S. Mirabbasi, and P. Palmer, "A
 608 3GHz Switching DC-DC converter using clock-tree charge-recycling in
 609 90 nm CMOS with integrated output filter," in *Proc. IEEE Int. Solid-State*
 610 *Circuits Conf. (ISSCC)*, Feb. 2007, pp. 532–533.
- 611 [5] M. Alimadadi, S. Sheikhaei, G. Lemieux, S. Mirabbasi, P. Palmer, and
 612 W. Dunford, "Energy recovery from high-frequency clocks using DC-DC
 613 converters," in *Proc. IEEE Int. Symp. Very Large Scale Integr. (ISVLSI)*,
 614 2008, pp. 162–167.
- 615 [6] M. Alimadadi, "Recycling clock network energy in high-performance dig-
 616 ital designs using on-chip DC-DC converters," Ph.D. dissertation, Dept.
 617 Electr. Comput. Eng., Univ. British Columbia, Vancouver, BC, Canada,
 618 2008.
- 619 [7] M. Alimadadi, S. Sheikhaei, G. Lemieux, S. Mirabbasi, P. Palmer, and
 620 W. Dunford, "A 660 MHz ZVS DC-DC converter using gate-driver charge-
 621 recycling in 0.18 μm CMOS with an integrated output filter," in *Proc. IEEE*
 622 *Power Electron. Spec. Conf. (PESC)*, 2008, pp. 140–146.
- 623 [8] G. Lemieux, M. Alimadadi, S. Sheikhaei, S. Mirabbasi, and P. Palmer,
 624 "SoC Energy savings = reduce + reuse + recycle: A case study using a
 625 660 MHz DC-DC converter with integrated output filter," in *Proc. IEEE*
 626 *Can. Conf. Electr. Comput. Eng. (CCECE)*, 2008, pp. 947–950.
- 627 [9] Y. Qiu, M. Xu, J. Sun, and F. C. Lee, "A generic high-frequency model
 628 for the nonlinearities in buck converters," *IEEE Trans. Power Electron.*,
 629 vol. 22, no. 5, pp. 1970–1977, Sep. 2007.
- 630 [10] G. Spiazzi, P. Mattavelli, and L. Rossetto, "Effects of parasitic compo-
 631 nents in high-frequency resonant drivers for synchronous rectification
 632 MOSFETs," *IEEE Trans. Power Electron.*, vol. 23, no. 4, pp. 2082–2092,
 633 Jul. 2008.
- 634 [11] S. Abedinpour, B. Bakkaloglu, and S. Kiaei, "A multistage interleaved
 635 synchronous buck converter with integrated output filter in 0.18 μm SiGe
 636 process," *IEEE Trans. Power Electron.*, vol. 22, no. 6, pp. 2164–2175,
 637 Nov. 2007.
- 638 [12] J. Xiao, A. Peterchev, J. Zhang, and S. Sanders, "A 4 μA -quiescent-
 639 current dual-mode buck converter IC for cellular phone applications,"
 640 in *Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC)*, 2004, pp. 280–
 641 283.
- 642 [13] S. Rajapandian, K. L. Shepard, P. Haucha, and T. Karnik, "High-voltage
 643 power delivery through charge recycling," *IEEE J. Solid-State Circuits*,
 644 vol. 41, no. 6, pp. 1400–1410, Jun. 2006.
- 645 [14] N. Mohan, T. M. Undeland, and W. P. Robins, *Power Electronics Con-*
 646 *verters Application and Design*, 2nd ed. New York: Wiley, 1995.
- 647 [15] A. M. Niknejad and R. G. Meyer, "Analysis, design, and optimization of
 648 spiral inductors and transformers for Si RF IC's," *IEEE J. Solid-State*
 649 *Circuits*, vol. 33, no. 10, pp. 1470–1481, Oct. 1998.
- 650 [16] C. Yue and S. Wong, "On-chip spiral inductors with patterned ground
 651 shields for Si-based RF ICs," *IEEE J. Solid-State Circuits*, vol. 33, no. 5,
 652 pp. 743–752, May 1998.
- 653 [17] J. N. Burghartz, "Progress in RF inductors on silicon—understanding sub-
 654 strate losses," in *Proc. IEEE Int. Electron Devices Meeting (IEDM)*, 1998,
 655 pp. 523–526.
- 656 [18] J. N. Burghartz, D. C. Edelstein, M. Soyuer, H. A. Ainspan, and K.
 657 A. Jenkins, "RF circuit design aspects of spiral inductors on silicon,"
 658 *IEEE J. Solid-State Circuits*, vol. 33, no. 12, pp. 2028–2034, Dec.
 659 1998.
- 660 [19] W. Shen, F. Wang, D. Boroyevich, and C. W. Tipton, "Loss characterization
 661 and calculation of nanocrystalline cores for high-frequency magnetics
 662 applications," *IEEE Trans. Power Electron.*, vol. 23, no. 1, pp. 475–484,
 663 Jan. 2008.
- 664 [20] T. Y. Man, P. K. T. Mok, and M. Chan, "A CMOS-control rectifier
 665 for discontinuous-conduction mode switching DC-DC converters," in
 666 *Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC)*, 2006, pp. 358–
 667 359.
- 668 [21] J. Y. Park and M. P. Flynn, "A low jitter multi-phase PLL with capacitive
 669 coupling," in *Proc. IEEE Custom Integr. Circuits Conf. (CICC)*, 2006,
 670 pp. 753–756.



Mehdi Alimadadi received the B.A.Sc. degree from 671
 Iran University of Science and Technology, Tehran, 672
 Iran, in 1989, and the M.A.Sc. and Ph.D. degrees 673
 from the University of British Columbia (UBC), 674
 Vancouver, BC, Canada, in 2000 and 2005, 675
 respectively. 676

677 He was an Electrical Design Engineer for a cou-
 678 ple of companies in Toronto, ON, Canada, during
 679 2000–2004. In 2007, he was a Part-Time Consultant
 680 for a local company. He is currently a Postdoctoral
 681 Fellow at the Electrical and Computer Engineering
 682 Department (ECE), UBC, where he is engaged in advanced high-frequency
 683 UPS systems. His current research interests include on-chip power manage-
 684 ment, switching power converters, and DSP-based digital controllers.

685 Dr. Alimadadi was a recipient of the MITACS ACCELERATE grant. He
 686 is also a Registered Professional Engineer (P.Eng.) in the Province of British
 687 Columbia, Canada. 688



Samad Sheikhaei (S'02) received the B.Sc. and 689
 M.Sc. degrees in electrical engineering from Sharif 690
 University of Technology, Tehran, Iran, in 1996 691
 and 1999, respectively, and the Ph.D. degree from 692
 the University of British Columbia, Vancouver, BC, 693
 Canada, in 2008. 694

695 He was engaged in research and design en-
 696 gineering at Sharif University of Technology. He
 697 also worked in industry for a couple of years. He
 698 then joined the System-on-Chip Research Labora-
 699 tory, University of British Columbia, where he is
 700 currently a member of the Microsystems and Nanotechnology Group, and is
 701 engaged in the field of nanodevices and microelectromechanical systems. His
 702 current research interests include high-speed analog-to-digital converters, high-
 703 speed serial links, and on-chip dc–dc power converters. 704



Guy Lemieux (S'91–M'04–SM'08) received the 705
 B.A.Sc. degree in engineering science, and the 706
 M.A.Sc. and Ph.D. degrees in electrical and computer 707
 engineering from the University of Toronto, Toronto, 708
 ON, Canada. 709

710 In 2003, he joined the Electrical and Com-
 711 puter Engineering Department, University of British
 712 Columbia, Vancouver, BC, Canada, where he is cur-
 713 rently an Assistant Professor. He is a coauthor of the
 714 book *Design of Interconnection Networks for Pro-*
 715 *grammable Logic* (Kluwer, 2004). His current re-
 716 search interests include computer-aided design algorithms, very large scale inte-
 717 gration (VLSI) and system-on-a-chip (SoC) circuit design, field-programmable
 718 gate array (FPGA) architectures, and parallel computing.

719 Dr. Lemieux was a recipient of the Best Paper Award at the 2004 IEEE
 720 International Conference on Field-Programmable Technology. 721



Shahriar Mirabbasi (S'89–M'96) received the 722
 B.Sc. degree in electrical engineering from Sharif 723
 University of Technology, Tehran, Iran, in 1990, and 724
 the M.A.Sc. and Ph.D. degrees in electrical and com- 725
 puter engineering from the University of Toronto, 726
 Toronto, ON, Canada, in 1997 and 2002, respectively. 727

728 Since August 2002, he has been with the Electrical
 729 and Computer Engineering Department, University
 730 of British Columbia, Vancouver, BC, Canada, where
 731 he is currently an Associate Professor. His current re-
 732 search interests include analog, mixed-signal, and RF
 733 circuits, and microsystems. 734

735

736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752



William G. Dunford (S'78–M'81–SM'92) was a student at the Imperial College, London, U.K., and the University of Toronto.

He has been a Faculty Member at the University of Toronto. He has also been with the Royal Aircraft Establishment (now Qinetiq), Schlumberger, and Alcatel. He is currently a faculty member at the University of British Columbia, Vancouver, BC, Canada. He is also the Director of Legend Power Systems, Burnaby, BC, where he has also been active in product development. He has had a long-term interest in

photovoltaic powered systems and is also involved in projects in the automotive and energy harvesting areas.

Mr. Dunford has served in various positions on the Advisory Committee of the IEEE Power Electronics Society. He was also the Chair of the IEEE Power Electronics Specialists Conference (PESC) in 1986 and 2001.

Patrick R. Palmer (M'87) received the B.Sc. and Ph.D. degrees in electrical engineering from the Imperial College of Science and Technology, University of London, London, U.K., in 1982 and 1985, respectively.

In 1985, he joined the Department of Engineering, University of Cambridge, Cambridge, U.K., where he became a Reader in electrical engineering in 2005. In 1987, he joined St. Catharine's College, Cambridge. In 2004, he became an Associate Professor in the Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada. His current research interests include the characterization and application of high-power semiconductor devices, computer analysis, simulation and design of power devices and circuits, and fuel cells. He has extensive publications in his areas of interest and is the holder of two patents.

Dr. Palmer is a Chartered Engineer in the U.K.

753
754
755
756
757
758
759
760
761
762
763
764
765
766

IEEE
Proof

- 768 Q1: Author: Please provide the IEEE membership details (membership grades and years in which these were obtained), if any,
769 for M. Alimadadi.
- 770 Q2: Author: Please provide the expanded form of “ASITIC” in the text.
- 771 Q3: Author: The citation of Fig. 3 in this sentence has been changed to that of Fig. 13. Is it OK?

IEEE
Proof

A Fully Integrated 660 MHz Low-Swing Energy-Recycling DC–DC Converter

Mehdi Alimadadi, Samad Sheikhaei, *Student Member, IEEE*, Guy Lemieux, *Senior Member, IEEE*,
Shahriar Mirabbasi, *Member, IEEE*, William G. Dunford, *Senior Member, IEEE*,
and Patrick R. Palmer, *Member, IEEE*

Abstract—A fully integrated 0.18 μm DC–DC buck converter using a low-swing “stacked driver” configuration is reported in this paper. A high switching frequency of 660 MHz reduces filter components to fit on chip, but this suffers from high switching losses. These losses are reduced using: 1) low-swing drivers; 2) supply stacking; and 3) introducing a charge transfer path to deliver excess charge from the positive metal-oxide semiconductor drive chain to the load, thereby recycling the charge. The working prototype circuit converts 2.2 to 0.75–1.0 V at 40–55 mA. Design and simulation of an improved circuit is also included that further improves the efficiency by enhancing the charge recycling path, providing automated zero voltage switching (ZVS) operation, and synchronizing the half-swing gating signals.

Index Terms—Charge recycling, integrated output filter, low-power stacked driver, subgigahertz switching, switch mode DC–DC converter.

I. INTRODUCTION

POWER consumption of CMOS digital logic designs has increased rapidly for the last several years. It has become an important issue not only in battery-powered applications, but also in high-performance digital designs due to packaging, cooling, and energy costs.

In modern high-performance CMOS processors, dynamic voltage and frequency scaling (DVFS) technique is commonly used to save dynamic power according to (1). This equation is an approximation that is commonly used to model dynamic power dissipation in digital circuits [1]

$$P_{\text{dis}} = CV_{DD}^2 f_{\text{clk}}. \quad (1)$$

Manuscript received August 22, 2008; revised November 24, 2008. This paper was presented in part at the IEEE Power Electronics Specialists Conference (PESC) and the Canadian Conference on Electrical and Computer Engineering (CCECE). Recommended for publication by Associate Editor S. Y. (Ron) Hui.

M. Alimadadi, S. Sheikhaei, G. Lemieux, and S. Mirabbasi are with the Electrical and Computer Engineering Department, University of British Columbia, Vancouver, BC V6T 1Z4, Canada (e-mail: mehdi@ece.ubc.ca; samad@ece.ubc.ca; lemieux@ece.ubc.ca; shahriar@ece.ubc.ca; wgd@ece.ubc.ca).

W. G. Dunford is with the Electrical and Computer Engineering Department, University of British Columbia, Vancouver, BC V6T 1Z4, Canada. He is also with Legend Power Systems, Inc., Burnaby, BC V5A 4N6, Canada (e-mail: wgd@ece.ubc.ca).

P. R. Palmer is with the Department of Engineering, University of Cambridge, Cambridge CB2 1PZ, U.K. (e-mail: prp@eng.cam.ac.uk).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TPEL.2009.2013624

Here, P_{dis} , C , V_{DD} , and f_{clk} are the total dynamic power dissipation, total capacitance, supply voltage, and clock frequency, respectively.

Although scaling a common supply voltage may be appropriate for many applications, this degrades overall system performance [2]. Since dynamic power is a quadratic function of voltage, parts of the circuit that are not performance-critical can operate at a reduced supply voltage to save significant energy. This requires an additional ON-chip voltage supply. Another power-saving technique is to employ adaptive body biasing, where additional voltage supplies are used to dynamically adjust transistor threshold voltages between high-performance and low-power modes. Generating these additional supply voltages with an ON-chip power converter rather than OFF-chip can simplify chip and board design and reduce costs.

In integrated power converter designs, smaller inductor and capacitor values are much preferred to save ON-chip area. Converter design formulas indicate that a higher switching frequency reduces the size of the passive components needed. However, operating at a high frequency increases switching losses through the energy dissipated in the power MOSFETs and their gate drivers. Overall, these switching losses are a significant part of the total losses of a dc–dc converter.

In modern switching converters, zero voltage switching (ZVS) is a common technique to reduce dynamic power loss in the power MOSFET transistors [3], but gate driver loss remains significant. The main idea behind ZVS is to turn ON a power transistor only when the voltage drop across the source/drain terminals is 0 V, resulting in no power loss because no current can flow. In [4]–[6], the ZVS concept is applied to a high-frequency clock driver for very large scale integration (VLSI) applications, resulting in the integrated clock driver/power converter circuit shown in Fig. 1. This circuit recovers energy stored in the main clock capacitor C_{clk} by delivering the energy to the load R_L , a concept called *energy recycling*, but this does not attempt to save energy used in the “front-end” gate driver chain.

In this paper, energy-saving techniques are applied to the front-end drive chain and main power transistors of a fully integrated buck converter. Earlier versions of this paper appeared as [7] and [8], where separate chains of inverter gates are used to drive each of the power transistors in the buck converter. The circuit combines low-swing drivers and supply stacking techniques to reduce switching losses of the gate driver chain. In addition, the circuit delivers excess charge from the positive metal-oxide semiconductor (PMOS) drive chain to the load, a form of energy recycling, to improve the overall conversion efficiency.




Fig. 1. Recycling clock energy with a dc-dc converter (approximate model).




Fig. 2. Circuit diagram of the implemented dc-dc converter prototype with charge-recycling diodes.

79 The behavior of switching converters below a switching fre-
 80 quency of 2 MHz have been previously investigated in [9]
 81 and [10], and converter models were introduced that include
 82 the nonlinearities and parasitics. On the other hand, [11] is an
 83 example of a fully integrated step-down converter fabricated in a
 84 a $0.18 \mu m$ SiGe RF BiCMOS process. The converter provides
 85 a programmable 1.5–2 V output voltage at a 200 mA current
 86 rating with a switching frequency of 45 MHz. That design uti-
 87 lizes a two-stage interleaved ZVS synchronous buck topology
 88 and has a maximum efficiency of 65%.

89 This paper improves upon a previous dc-dc converter design
 90 by the authors. In [7], a fabricated chip was successfully tested
 91 and corresponding simulation and measurement results were
 92 reported. In this paper, a new circuit design is simulated to
 93 demonstrate improvements to the charge recycling path, ZVS
 94 operation, and half-swing gating signal propagation.

95 This paper is organized as follows. Design ideas are presented
 96 in Section II, which also includes idealized timing diagrams
 97 and introduces the energy-saving design techniques used. Chip

test results are discussed in Section III. Section IV presents
 improvements based on simulations, and finally, conclusions
 are made in Section V.

II. CIRCUIT DESIGN

A. Basic Operation

The circuit diagram of the implemented CMOS-based buck
 converter is shown in Fig. 2. C_x represents all the parasitic
 capacitances at node V_{inv} including M_p and M_n drain to ground
 capacitances. When both M_p and M_n are OFF, a positive induc-
 tor current will remove charge from C_x , reducing V_{inv} , whereas
 a negative inductor current will charge C_x , increasing V_{inv} .
 When $V_{inv} = 0$, the M_n transistor is turned ON, while when
 $V_{inv} = V_{DD}$, the M_p transistor is turned ON. In this way, ZVS
 operation is achieved for both M_n and M_p transistors, respec-
 tively. This can be accomplished by independently driving the
 transistor gates.

114 B. Energy-Saving Design Techniques

115 In this design, the following energy-saving design techniques
116 have been employed.

117 1) The negative metal-oxide semiconductor (NMOS) and
118 PMOS output transistors have large input gate capaci-
119 tances, requiring them to be driven by a chain of tapered
120 inverters referred to here as the front-end drive chain.
121 Separate drive chains are required to allow precise control
122 of the NMOS and PMOS turn-ON and turn-OFF times to
123 achieve ZVS. Despite ZVS, which reduces energy waste
124 in the final NMOS/PMOS pair, significant losses are as-
125 sociated with operating the two drive chains and the gates
126 of the output transistors at high switching frequencies. To
127 reduce the energy lost at every transition, each drive chain
128 employs low-swing signaling by swinging only half-rail,
129 between 0 and $V_{DD}/2$ or between $V_{DD}/2$ and V_{DD} for
130 NMOS and PMOS, respectively. This saves a significant
131 amount of energy compared to full-rail switching. How-
132 ever, the outputs of the low-swing drive chains must turn
133 ON their respective NMOS and PMOS output transistors
134 sufficiently, so it is essential that $V_{DD}/2$ be well above
135 V_{t-NMOS} and $|V_{t-PMOS}|$. Here, V_{t-NMOS} and V_{t-PMOS}
136 denote the threshold voltage of NMOS and PMOS trans-
137 istors, respectively. To increase overdrive, devices with
138 low threshold voltage (low- V_t) may be used for the NMOS
139 and PMOS output transistors as well as the rest of the drive
140 chain.

141 2) A half-rail swing for both drive chains allows the NMOS
142 and PMOS chains to share the common reference voltage
143 of $V_{DD}/2$. This allows energy reuse in the form of voltage
144 supply stacking as shown in Fig. 2. Charge used by the
145 upper PMOS drive chain still has unused potential, so
146 it can be reused by the lower NMOS drive chain. This
147 technique was also used in [12]. A more general case of
148 supply stacking is called charge recycling in [13].

149 3) The PMOS output transistor M_p in Fig. 2 is three times
150 wider than NMOS output transistor M_n to give similar out-
151 put characteristics. As a result, the PMOS drive chain (top
152 inverter chain) is much larger and requires approximately
153 three times as much charge to operate than the NMOS
154 drive chain (bottom inverter chain). Consequently, charge
155 accumulates at node V_m , which is stored in the middle
156 capacitor C_m . The excess charge is *recycled* by deliver-
157 ing it to the converter output load through the two series
158 diode-connected NMOS transistors, D_1 and D_2 .

159 C. Complete Operation

160 In Fig. 3, the two time periods when both transistors are
161 OFF are characterized as T_{delay1} and T_{delay2} , corresponding to
162 the delay time needed to implement ZVS for the M_n and M_p
163 transistors, respectively. There are four intervals of operation.

164 1) Interval 1 (time 0 to $D \times T_{sw}$): M_p is ON. During this
165 time, the inductor current increases linearly since the vol-
166 tage across it is constant. At the end of this interval, M_p
167 is turned OFF in accordance with the required converter
168 output voltage (the duty cycle).




Fig. 3. Idealized timing diagram of the internal signals.

- 2) Interval 2 (time $D \times T_{sw}$ to $D \times T_{sw} + T_{delay1}$): Both M_p 169
and M_n are OFF. The charge that is stored in the parasitic 170
capacitance C_x is moved to the output circuit through 171
the inductor, as the inductor current cannot be disrupted 172
abruptly. This results in rapid drop of V_{inv} . In this short 173
period of time, the inductor current can be assumed to be 174
constant, as shown. 175
- 3) Interval 3 (time $D \times T_{sw} + T_{delay1}$ to $T_{sw} - T_{delay2}$) 176
starts when the voltage across M_n is close to zero. At 177
this time, the M_n is turned ON under ZVS to provide a 178
low-resistance path for the inductor current. As there is 179
no energy supplied to the system and voltage across the 180
inductor is constant, inductor current decreases linearly 181
and by design reaches some negative value. At this point 182
of time, M_n is turned OFF. 183
- 4) Interval 4 (time $T_{sw} - T_{delay2}$ to T_{sw}). Both M_p and M_n 184
are OFF. Parasitic capacitance C_x is charged as the induc- 185
tor current cannot be disrupted abruptly. This results in 186
increase of V_{inv} . At the end of this interval, V_{inv} is close 187
to V_{DD} and M_p is ready to be turned on under ZVS. 188

189 Since the size of transistor M_p is set to be three times the
190 size of transistor M_n , and the chain to drive M_p is similarly
191 three times larger than the bottom chain, charge accumulates in
192 the middle capacitor C_m , which should operate near $V_{DD}/2$.
193 In [12], the excess charge is dissipated to ground through an
194 additional regulator forcing node V_m to $V_{DD}/2$. Instead, this
195 paper delivers the extra charge to the converter output circuit
196 to increase efficiency. This task is performed by two series

197 diode-connected NMOS transistors, D_1 and D_2 . These series
 198 diode-connected transistors automatically deliver charge to the
 199 load when $V_{\text{inv}} < (V_m - 2V_t)$ without a need for additional gat-
 200 ing signals. Because the voltage drop across a diode-connected
 201 transistor is roughly $V_{DD}/4$, the two diode-connected transistors
 202 in series help ensure V_m drops no lower than $V_{DD}/2$ when
 203 M_n is ON and V_{inv} is low. Before this voltage is reached, ac-
 204 cumulated charge at C_m is removed through the series diode-
 205 connected transistors by the inductor L_F in the same manner as
 206 L_F is used to perform ZVS by discharging the capacitance C_x .
 207 The voltage divider R_1 and R_2 puts V_m near $V_{DD}/2$ at startup
 208 and does not significantly contribute to operational power.

209 Charge recycling occurs during intervals 2 and 4 when both
 210 M_p and M_n are OFF and V_{inv} is in transition. In particular, when
 211 V_{inv} is rising, there is significant charge stored on the gate of
 212 M_p that is discharged through the upper driver to the C_m node
 213 at the same time that current is drawn from this node into C_x .
 214 When V_{inv} is falling, any additional surplus charge from the top
 215 chain of drivers can also be delivered to C_x .

216 In this design, weak negative feedback helps keep V_m near a
 217 stable operating point of $V_{DD}/2$. Since V_m is the supply volt-
 218 age to the bottom chain, if V_m increases, power drawn by the
 219 bottom chain increases, which causes V_m to drop. At the same
 220 time, M_n turns ON with a higher V_{gs} , and V_{inv} is pulled closer to
 221 the ground, giving D_1 and D_2 a higher V_{gs} , facilitating charge
 222 removal from C_m . Similarly, if V_m decreases, the top chain re-
 223 ceives a higher supply voltage, which results in increasing its
 224 power intake and causing V_m to increase. Also, a lower V_m
 225 causes D_1 and D_2 to receive lower V_{gs} , facilitating accumu-
 226 lation of charge in C_m . Capacitance C_m was chosen to be 20
 227 times larger than the NMOS C_{gate} to limit ripple at V_m . Using
 228 (2) and (3) from [14] as guidelines and considering maximum
 229 $I_{LF} = 2I_{\text{out}}$, initial L_F and C_F values were chosen and then
 230 optimized using ASITIC parameter extraction tools [15] and
 231 circuit simulations. The final design uses L_F and C_F values
 232 of 4.38 nH and 1.1 nF, respectively, to operate at a switching
 233 frequency of 660 MHz with a voltage ripple of less than 5% at
 234 50 mA load

$$L_F = \frac{DT_{\text{sw}}}{2I_{\text{out}}}(V_{DD} - V_{\text{out}}) \quad (2)$$

$$C_F = \frac{(1 - D)}{8(\Delta V_{\text{out,pp}}/V_{\text{out}})L_F f_{\text{sw}}^2}. \quad (3)$$

235 Here, T_{sw} is the switching period, f_{sw} is the switching fre-
 236 quency, and $\Delta V_{\text{out,pp}}/V_{\text{out}}$ is the normalized peak-to-peak out-
 237 put voltage ripple.

238 III. CHIP IMPLEMENTATION AND TEST

239 A. Chip Implementation

240 The chip was fabricated in 0.18 μm CMOS. Node V_m , the
 241 middle voltage that should remain at $V_{DD}/2$ for supply stacking,
 242 is made available OFF-chip to be externally probed or adjusted,
 243 if necessary. To keep things simple due to fabrication deadlines,
 244 this design does not automatically delay signals to achieve ZVS.
 245 Instead, the implementation relies upon the test equipment to




Fig. 4. Chip micrograph.

246 generate input signals $V_{\text{pmos-in}}$ and $V_{\text{nmos-in}}$ with the appropri-
 247 ate timing [7].

248 Ideally, a floating signal generator is needed to drive $V_{\text{pmos-in}}$
 249 with respect to V_m , as the crossover gate voltage for the top
 250 inverter chain is about $3V_{DD}/4$. However, a floating signal gener-
 251 ator was not available to the authors, and consequently, simu-
 252 lations are done with $V_{\text{pmos-in}}$ driven with respect to ground
 253 to keep the conditions in simulations and tests the same. Since
 254 the output of a signal generator is not ideal and has rise and
 255 fall times, driving $V_{\text{pmos-in}}$ with respect to the system ground
 256 would result in a relatively smaller duty ratio be “seen” by that
 257 input node (due to the higher crossover voltage). With the odd
 258 number of inverters used in the chain, this causes transistor M_p
 259 to be ON for a relatively shorter amount of time that reduces
 260 the output voltage of the converter. In both simulation and test,
 261 manual tuning was performed to obtain ZVS operation.

262 The chip micrograph is shown in Fig. 4. The 3.4 mm^2 total
 263 die area uses 2.5 mm^2 for the converter. Even at 660 MHz, the
 264 inductor dominates the area at 1.8 mm^2 . Here, the inductor L_F
 265 design is two turns of simple concentric coils implemented in
 266 the top four metal layers of the chip. A patterned ground shield
 267 (PGS) is implemented using the lowest of the six available
 268 metal layers [16]–[18]. The current density is 0.122 $\text{mA}/\mu\text{m}^2$.
 269 The value of inductance was extracted using ASITIC [15]. Its
 270 value was 4.38 nH, at 660 MHz, with lumped “ π ” model capac-
 271 itances of 6.5 pF and a Q -factor of 10 at a resonant frequency
 272 around 1 GHz. A dc series resistance of 0.7 Ω was also ex-
 273 tracted. Although there has been some effort in characterizing
 274 magnetic cores at frequencies below 1 MHz [19], the design in
 275 this paper uses a coreless inductor, because magnetic cores are
 276 not available in conventional CMOS processes, and extra steps
 277 are needed to implement them on chip.

278 B. Chip Test

279 Testing of this chip was done at $V_{DD} = 2.2$ V. We operate at
 280 a higher voltage than the typical 1.8 V for chips fabricated in a
 281 0.18 μm process to emulate the effect of using low- V_t transistors
 282 in the design. The CMOS technology we used does not have
 283 low- V_t transistors, so our gate drivers and power MOSFETs do
 284 not operate as well at 1.8 V. Low- V_t transistors are available in
 285 most modern processes.

286 Conversion efficiency and output voltage measurements are
 287 presented in Fig. 5. Ten chips were tested, producing the stan-
 288 dard error bars shown in the figure. The physical measurements




Fig. 5. Measured chip results with standard error (S_E) bars.

289 required the use of an external supply of 1.1 V connected to
 290 V_m because it was higher than the expected voltage of $V_{DD}/2$.
 291 However, measurements show that this supply voltage was not
 292 delivering any power to the circuit, as it was always sinking cur-
 293 rent to reduce V_m . The output was adjusted between 0.75 and
 294 1 V by varying duty cycle D from 45% to 64% with a fixed
 295 $R_{load} = 18.3 \Omega$, resulting in output current of 40–55 mA. Con-
 296 version efficiency, P_{out}/P_{in} , ranges from 25% to 31%. Corre-
 297 sponding simulation results have been previously reported and
 298 were discussed in detail by the authors in [7].

IV. CIRCUIT DESIGN IMPROVEMENTS

A. Prototype Limitations

301 The efficiency of the prototype could be improved in a few
 302 ways. First, using transistors with a lower gate-threshold voltage
 303 would help the gate drivers have a lower ON-state resistance with
 304 the low-swing voltage supply. Similarly, transistors M_p and M_n
 305 would also have a lower ON-state resistance, thereby reducing
 306 the power dissipation of the circuit. In the design kit used, the
 307 standard NMOS and PMOS transistors have threshold voltages
 308 of roughly 0.4 and -0.5 V, respectively. When operating at a
 309 traditional supply voltage of $V_{DD} = 1.8$ V, the transistor gate
 310 voltage for an NMOS transistor could be as high as 1.8 V,
 311 ensuring it has a low ON-state resistance. However, in this design,
 312 the use of stacked drivers limits the highest gate voltage to 1.1 V.
 313 Transistors with a lower threshold voltage, say 0.3 and -0.4 V
 314 for NMOS and PMOS, respectively, would turn ON faster and
 315 harder. On the other hand, using such low- V_t transistors will
 316 increase the OFF-state leakage current through the transistors and
 317 contribute to increased static power dissipation of the circuit [1].

318 Second, power is also lost due to the voltage drop across the
 319 series diode-connected transistors D_1 and D_2 . These transistors
 320 keep the circuit simple, but a more complex circuit could be
 321 devised. For example, a circuit in [20] mimics the behavior
 322 of a diode using a transistor, where the gate is driven by a
 323 voltage comparator sensing V_{DS} . However, any gating circuit
 324 used here must operate much more quickly, on the order of tens
 325 of picoseconds.

Third, ZVS operation of the circuit was implemented by manu- 326
 ally adjusting the input signals. A proper circuit would adjust 327
 the ZVS delays dynamically based on the circuit conditions. 328

B. Improved Circuit Design

329 To alleviate the shortcomings of the implemented design, a 330
 new circuit is proposed as shown in Fig. 6. Regular transistors 331
 and a 2.2 V supply are still being used (in simulation), be- 332
 cause low- V_t transistors are not available in our $0.18 \mu\text{m}$ design 333
 kit. 334

1) *Improved Charge Recycling Path*: In this proposed de- 335
 sign, instead of using two series diode-connected NMOS tran- 336
 sistors to transfer the excess charge from node V_m to node V_{inv} , 337
 two series-connected PMOS transistors, M_{pm1} and M_{pm2} , are 338
 used in a way resembling a logic AND gate. Therefore, when both 339
 gating signals are low, these nodes are connected to recycle the 340
 excess charge. 341

Looking at the waveforms of V_{nmos} , V_{pmos} , and V_{inv} in Fig. 3, 342
 with ZVS for M_n , there is a period of time (interval 2) when 343
 both M_p and M_n are OFF and V_{inv} is dropping due to the positive 344
 current in the inductor L_F . This is the time slot for recycling. 345
 Recycling can happen when V_{nmos} is low and $V_{inv} \leq V_m$. Recy- 346
 cling cannot happen when V_{nmos} is low and $V_{inv} > V_m$ because 347
 no power can flow from V_m to V_{inv} . Another way of looking at 348
 the recycling circuit is to consider it a second buck converter, 349
 consisting of M_{pm2} , M_{pm1} , and M_n , inside the original con- 350
 verter. This second buck converter would be operational during 351
 the later part of the ZVS for M_n dead time, when $V_{inv} \leq V_m$. 352

Fig. 7 shows the slow fall in V_{inv} under ZVS operation of 353
 M_n . While $V_{inv} = V_{DD}$, the voltage on V_m is rising due to the 354
 V_{pmos} drive current in the top chain of inverters. When V_{inv} 355
 is falling, the fall is slowed for a short period when the series 356
 PMOS transistors M_{pm1} and M_{pm2} turn ON and C_m and C_x 357
 are connected in parallel. During this stage, the voltage V_m is 358
 reduced as desired. Once sufficient charge has been removed 359
 from C_m , the series PMOS transistors are turned OFF and the 360
 fall in V_{inv} proceeds as before. When V_{inv} reaches near 0 V, the 361
 NMOS transistor M_n is turned ON. While M_n is ON, V_{inv} might 362
 be slightly negative or positive (not shown) due to the direction 363
 of the inductor current reversing and the ON-state resistance of 364
 the transistor. Afterward, a fast rising edge in V_{inv} is shown, as 365
 no ZVS turn-ON delay is employed for the PMOS transistor M_p 366
 in Fig. 6. 367

Signals V_{nmos} and V_{inv} are good candidates to drive M_{pm1} 368
 and M_{pm2} transistors, but preliminary simulation results show 369
 that a shifted V_{inv} with lower amplitude has a better timing. This 370
 leads to the use of V_{nmos} and $V_{inv-shift}$ as the gating signals. As 371
 shown in Fig. 8, $V_{inv-shift}$ is generated using a simple circuit that 372
 resembles a switched capacitor. When $V_{inv} = V_{DD}$, capacitor 373
 C_{shift} is charged through diode D_{shift} to $V_{shift} = V_{DD} - (V_m + 374$
 $V_{diode})$. When V_{inv} is dropping, D_{shift} will become reverse- 375
 biased and $V_{inv-shift} = V_{inv} - V_{shift}$. With $V_{DD} = 2.2$ V, $V_m = 376$
 1.1 V, and $V_{diode} \cong 0.6$ V, then $V_{shift} = 0.5$ V is achieved. 377

Also, the size of M_{pm2} is smaller than M_{pm1} to avoid loading 378
 a small chain (the lower chain) with a big PMOS gate. While 379
 the ratio of the transistor sizes is not optimal, as long as the sum 380




Fig. 6. Circuit diagram of the proposed ZVS and charge-recycling circuits for the dc-dc converter (coupling capacitors C_{c1} and C_{c2} are not shown for clarity).




Fig. 7. Idealized timing diagram of the improved circuit diagram (ZVS on one edge only).




Fig. 8. Generating shifted voltage of $V_{inv-shift}$.


381 of the series resistance is small, power loss in the recycling path
382 will be low.

383 To disable the intrinsic body diodes, the body of M_{pm1} is
384 connected to V_{DD} , which also increases its absolute threshold
385 voltage value. This is another reason for using of $V_{inv-shift}$ rather
386 than V_{inv} as a gating signal. The body of M_{pm2} is connected
387 to its source to keep the threshold voltage intact, but there are
388 periods of time that its body diode is forward-biased. Since
389 M_{pm1} is ON when V_{inv} is low, there would not be any current
390 flowing from V_{inv} to V_m through the (forward biased) body
391 diode of M_{pm2} and the (already turned on) transistor M_{pm1} .

392 2) Improved ZVS Operation: The effective duty cycle seen
393 by the power circuit depends on various parameters, among
394 which are the value of voltage V_m , the time delay needed to im-
395 plement ZVS, and the existence of stray resistance, capacitance,
396 and inductance in the actual circuit.

397 The NMOS ZVS implementation introduced in Fig. 6 is an
398 improved version of the implementation presented by the authors in [4] and [6]. In that design, direct feedback from V_{inv}
399 was used to drive the PMOS transistor that turns ON M_n . Because the gating signal to the NMOS transistor that turns OFF
400 M_n was out of phase with the feedback signal, there could have been a period of time that both the driver PMOS and NMOS
401 transistors are ON. To circumvent this problem, the supply to the lower driver inverter was taken from the V_{pmos} node, which was
402 swinging between V_{DD} and zero.
403
404
405
406

407 In the circuit shown in Fig. 6, a complete logic NOR gate
408 is implemented inside the driver inverter chain. This performs
409 ZVS by gating M_{pd1} using V_{inv} . The two NMOS transistors in
410 the logic can have the same size as the original inverter NMOS

Fig. 9. ZVS logic and circuitry for M_p .

411 transistor they replace, but the size of the PMOS transistors
412 should be doubled to keep the drive effort as before.

413 In Fig. 6, size of the inductor L_F is reduced from 4.38 to
414 2.2 nH to increase the peak-to-peak value of the current in the
415 inductor. This would increase the built-up current in L_F and
416 facilitates the discharging/charging of C_x .

417 The ZVS circuit for the PMOS transistor M_p is the dual of
418 the ZVS circuit for the NMOS transistor M_n and is shown in
419 Fig. 9. To implement ZVS for M_p , a negative inductor current
420 is needed. That means for a specific dc output current, a higher
421 peak-to-peak inductor current will be observed; thus, the rms
422 value of the current is increased, which will result in increased
423 resistive losses in the system. On the other hand, ZVS for the
424 PMOS transistor will reduce dynamic losses in the source-
425 drain circuit of M_p and a smaller inductor is required. Thus,
426 ZVS for PMOS may or may not provide a net reduction of
427 power consumption depending on the operating conditions of
428 the system.

429 It is necessary to disable the M_p ZVS circuitry and charge
430 up C_x when no negative inductor current is present, such as
431 at system start-up. At the start-up, the ZVS circuit must wait
432 for the load voltage to rise so that a negative inductor current
433 can occur to charge up C_x and bring up V_{inv} . To detect start-up
434 conditions, V_{out} can be sensed using a voltage comparator to
435 produce the gating signal V_{start} , which disables ZVS for M_p
436 and charges C_x at the correct time.

437 3) *Improved Half-Swing Gating Signal Propagation:* In this
438 improved design, the ZVS circuitry will automatically recycle
439 charge and delay turning ON M_p or M_n according to conditions
440 at V_{inv} . This alleviates the need for external control signals to in-





Fig. 10. Use of capacitive coupling to reduce skew.

Fig. 11. Simulated effect of C_c on the relative skew of the gating signals.

441 incorporate the required delays. Instead, control signals V_{pmos} and
442 V_{nmos} should be as closely synchronized as possible. However,
443 voltage supply mismatch caused by variation of V_m or noise in
444 V_{DD} or ground can result in unequal propagation delays through
445 the driver chains, causing V_{pmos} and V_{nmos} to arrive at different
446 times than intended. In general, this condition is referred to as
447 signal skew.

448 To circumvent skew, capacitive coupling is used to synchro-
449 nize the signals [21] as shown in Fig. 10. The size of the coupling
450 capacitors is determined such that when the signal in one side of
451 the capacitor is changing, the other side will change as well.

452 The low-swing circuit of Fig. 10 is simulated with different
453 values of C_c . As shown in Fig. 11, the use of coupling capacitors
454 reduces the time difference between the rising edge of signals
455 V_{pmos} and V_{nmos} . Based on the curves in Fig. 11, a value of
456 1 pF is chosen for C_c , resulting in a short skew of about -20 ps
457 between the two gating signals. However, in this short interval
458 of time, both M_p and M_n are OFF, avoiding any possible short
459 circuit from V_{DD} to the ground. Coupling capacitors $C_{c1} = 1$ pF
460 and $C_{c2} = 4$ pF are also used in Fig. 6, but not shown here for
461 clarity.

462 C. Simulation of the Improved Circuit

463 The fully featured circuit is simulated to provide voltage and
464 current waveforms. The simulated circuit is shown in Fig. 6,
465 except transistor sizes are slightly adjusted due to the use of
466




Fig. 12. Simulated voltage waveforms of Fig. 6 with M_p ZVS circuitry of Fig. 9 ($L_F = 1.1$ nH).




Fig. 13. Simulated current waveforms of Fig. 6 with M_p ZVS circuitry of Fig. 9 ($L_F = 1.1$ nH).

ZVS circuitry for M_p shown in Fig. 9. Simulated waveforms are provided in Figs. 12 and 13 running at $I_{out} = 50$ mA, $D = 50\%$, and $L_F = 1.1$ nH with ZVS for M_p and M_n . In this simulation, the value of L_F is chosen so that a negative inductor current, which is needed for proper operation of ZVS for M_p , would be provided. At this operating point, $V_m = 1.13$ V, $V_{out} = 0.95$ V, and $\eta = 38.3\%$. For proper operation of the circuit with ZVS for both M_p and M_n , the duty cycle range is limited between 50% and 60%. As can be observed in Fig. 12, the stacked low-swing driver design results in V_{pmos} swing between V_{DD} and $V_{DD}/2$, and V_{nmos} swing between $V_{DD}/2$ and zero. Also, note that these two gating signals are active at nonoverlapping times due to the ZVS circuitry. Comparing Fig. 12 to Fig. 13, the latter shows idealized voltage waveforms with V_{inv} at a higher than 50% duty cycle.

Fig. 13 shows the reversing inductor current. The current, which contains a net positive dc component, goes negative for the ZVS operation of M_p . Taken together with Fig. 12, which




Fig. 14. Simulated efficiency versus output voltage for four variants of Fig. 6 ($L_F = 2.2$ nH).

illustrates the delayed rise of V_{nmos} and the delayed fall of V_{pmos} , this result indicates that ZVS operation for M_n and M_p is functioning correctly. In Fig. 13, the current through the recycling path and the current through M_n are out of phase, which indicates that recycled charge is not lost through M_n but it goes through the inductor to the load. In the graphs of Figs. 12 and 13, it should be noted that while the inductor current is smooth, transistor M_n current is not since the current is charging/discharging stray capacitances between the source and drain terminals of M_n .

To evaluate the benefits of driver charge recycling, four variants of the circuit were simulated: 1) baseline converter using two full-swing drivers; 2) low-swing/stacked drive chain is added and only ZVS for M_n is implemented; 3) recycling diode-connected NMOS transistors and C_m are added to 2) to recycle energy; and 4) recycling PMOS transistors and C_m are added to 2) to recycle energy. Only in 2), a supply voltage of $V_{DD}/2$ is connected to node V_m to keep it stable, otherwise V_m would rise. Simulations show that this voltage supply sinks about 20 mA of current, which adds to the power consumption of the converter circuit itself.

Simulations of these four circuits are performed at a fixed load current of $I_{out} = 100$ mA and $L_F = 2.2$ nH, and the results are shown in Figs. 14 and 15. In these simulations, the value of L_F is chosen so that the duty cycle range in which the converter circuit is operational with full swing V_{inv} is increased. As a result, ZVS for M_p is not employed since the inductor current does not reverse. The simulated waveforms were examined individually and data points corresponding to full swing V_{inv} are reported. (V_{inv} is considered to be full swing when its maximum value is above 2.0 V and its minimum value is below 0.2 V.) To make the task of comparing different variants of the circuit at each output voltage (and thus power) level easier, Fig. 14 shows efficiency as a function of output voltage while Fig. 15 shows the output voltage as a function of duty cycle.

As expected, the circuit with all the options 4) has the highest efficiency. Thus, using recycling transistors will improve the




Fig. 15. Simulated output voltage versus duty cycle for four variants of Fig. 6 ($L_F = 2.2$ nH).

TABLE I
POWER CONSUMPTION BREAKDOWN OF FIG. 6 ($L_F = 2.2$ nH)

Component	Power (mW)
Total input power intake (taken from V_{DD1} and V_{DD2})	188
Power circuit intake (taken from V_{DD2})	137
Power circuit consumption (adding up the losses in power circuit components and the output power)	145
Driver circuit power intake (taken from V_{DD1}) (includes top and bottom chains, M_n ZVS circuitry and recycling path transistors M_{pm1} and M_{pm2})	50
Top chain power intake (taken from V_{DD1} with respect to V_m)	21
Bottom chain power intake (taken from V_m) (includes M_n ZVS circuitry)	13
Recycling path PMOS transistors M_{pm1} and M_{pm2} losses	16
Transistor M_p losses	38
Transistor M_n losses (under ZVS operation)	2.5
Capacitor C_F losses	Negligible
Inductor L_F losses	7.5
Output power delivered (to load R_L)	97

521 efficiency compared to the other variants of the circuit. Also,
 522 using low-swing drivers with ZVS for M_n will improve the
 523 efficiency compared to the full-swing circuit. The baseline full
 524 swing has the worst performance. For example, at an output
 525 voltage of 1 V, the efficiency of the circuits are: 1) baseline: 22%;
 526 2) low-swing drivers with ZVS: 46%; 3) low-swing drivers with
 527 ZVS and energy recycling diode-connected NMOS transistors:
 528 49%; and 4) low-swing drivers with ZVS and energy recycling
 529 PMOS transistors: 52%. Thus, the efficiency improves from
 530 22% to 52% with the energy-saving design methodology of
 531 using low-swing drivers with ZVS and energy recycling PMOS
 532 transistors. While the ZVS circuitry improves the efficiency
 533 of the circuit, the added components to implement ZVS still
 534 contribute to the driver losses. Thus, it is important to keep the
 535 ZVS timing circuitry neat and simple.

536 Simulated power consumption of various components of
 537 the circuit in Fig. 6, at nominal output current of 100 mA
 538 and 50% duty cycle, with $L_F = 2.2$ nH and ZVS for M_p
 539 disabled, is shown in Table I. Power circuit components are
 540 M_p , M_n , L_F , C_F , and the load. As in other simulations in this
 541 paper, an ASITIC [15] extracted model and an NMOS transistor
 542 model are used for the inductor L_F and for the capacitor C_F , re-
 543 spectively, which ensures that the parasitic losses of these com-
 544 ponents are accounted for. For the power circuit, power taken
 545 from V_{DD2} is less than power calculated by adding up the out-

546 put power and losses in the power circuit components, because
 547 there is a second path for energy to get into the power circuit
 548 and that is through the recycling transistors, confirming the func-
 549 tioning energy recycling. The driver circuit consists of the top
 550 and bottom chain of inverters, including M_n ZVS circuitry and
 551 recycling path transistors M_{pm1} and M_{pm2} . The driver circuit
 552 is the biggest single consumer of power with 50 mW, justifying
 553 our close attention to this part of the circuit. Power transistor M_p
 554 is the second highest with 38 mW and the recycling transistors
 555 path is third with 16 mW power consumption. Because of the
 556 ZVS operation, the transistor M_n is ON for a shorter period of
 557 time, and when ON, it has a lower current level; thus, it con-
 558 sumes only 2.3 mW. In this simulation, the power consumption
 559 of the top chain is less than twice the bottom chain. The reasons
 560 are that although the size of the top chain is about twice the
 561 bottom chain, V_m is higher than $V_{DD}/2$ and the ZVS circuitry
 562 consumes some power itself.

563 The circuit of Fig. 6 is basically a buck converter, with a
 564 reversing but effectively continuous current in the inductor. In
 565 (4), f_c denotes the corner frequency of the output LC filter [14].
 566 Simulation results confirm that the output ripple is around 5%
 567 for all variants of the circuit

$$\frac{\Delta V_{\text{out,pp}}}{V_{\text{out}}} = \frac{\pi^2}{2} (1-D) \left(\frac{f_c}{f_{\text{sw}}} \right)^2. \quad (4)$$

V. CONCLUSION

568 The low-swing buck converter design presented here demon-
 569 strates the operation of a 660 MHz converter implemented in
 570 a 0.18 μm process, including ON-chip passives. The measured
 571 efficiency obtained is promising for such a prototype and for
 572 such a high switching frequency. However, the most important
 573 result is that energy recycling has been shown to be an essential
 574 and practical way to reduce energy loss in the front-end drive
 575 chain and boost overall conversion efficiency. An improved re-
 576 cycling circuitry was also proposed that further improves the
 577 efficiency of the implemented circuit. The lack of low- V_t tran-
 578 sistors in the prototype reduced the effectiveness of the energy
 579 saving, although some saving is evident. Low- V_t transistors are
 580 expected to be increasingly available in standard design kits as
 581 the methods employed here become commonplace.

582 The chip area consumed by the converter is dominated by
 583 the inductance even at 660 MHz. The ON-chip inductor in the
 584 fabricated circuit was designed for an rms current of 50 mA.
 585 This represents a power to area ratio of 50 mW/2.5 mm².
 586

587 Ultimately, the switching frequency has to be increased to
 588 reduce the size of the passive components, making ON-chip
 589 filter components practical. While this implies more switching
 590 losses, the steps presented here to reduce the driver power losses
 591 mitigate the adverse effects of a high switching frequency. Con-
 592 sequently, it is expected that such high-frequency designs will
 593 become of interest in a wide range of integrated circuit ap-
 594 plications. The principles developed here are part of a range
 595 of low-energy methods, which will in time allow chips to be
 596 powered in an efficient way.

REFERENCES

597

- 598 [1] J. M. Rabaey, A. Chandrakasan, and B. Nikolic, *Digital Integrated Cir-*
 599 *cuits*, 2nd ed. Upper Saddle River, NJ: Pearson Education International,
 600 2003.
- 601 [2] N. Dragone, A. Aggarwal, and L. R. Carley, "An adaptive on-chip voltage
 602 regulation technique for low-power applications," in *Proc. IEEE Int. Symp.*
 603 *Low Power Electron. Design (ISLPED)*, 2000, pp. 20–24.
- 604 [3] A. J. Stratakos, S. R. Sanders, and R. W. Brodersen, "A low-voltage CMOS
 605 DC-DC converter for a portable battery-operated system," in *Proc. IEEE*
 606 *Power Electron. Spec. Conf. (PESC)*, 1994, pp. 619–626.
- 607 [4] M. Alimadadi, S. Sheikhaei, G. Lemieux, S. Mirabbasi, and P. Palmer, "A
 608 3GHz Switching DC-DC converter using clock-tree charge-recycling in
 609 90 nm CMOS with integrated output filter," in *Proc. IEEE Int. Solid-State*
 610 *Circuits Conf. (ISSCC)*, Feb. 2007, pp. 532–533.
- 611 [5] M. Alimadadi, S. Sheikhaei, G. Lemieux, S. Mirabbasi, P. Palmer, and
 612 W. Dunford, "Energy recovery from high-frequency clocks using DC-DC
 613 converters," in *Proc. IEEE Int. Symp. Very Large Scale Integr. (ISVLSI)*,
 614 2008, pp. 162–167.
- 615 [6] M. Alimadadi, "Recycling clock network energy in high-performance dig-
 616 ital designs using on-chip DC-DC converters," Ph.D. dissertation, Dept.
 617 Electr. Comput. Eng., Univ. British Columbia, Vancouver, BC, Canada,
 618 2008.
- 619 [7] M. Alimadadi, S. Sheikhaei, G. Lemieux, S. Mirabbasi, P. Palmer, and
 620 W. Dunford, "A 660 MHz ZVS DC-DC converter using gate-driver charge-
 621 recycling in 0.18 μm CMOS with an integrated output filter," in *Proc. IEEE*
 622 *Power Electron. Spec. Conf. (PESC)*, 2008, pp. 140–146.
- 623 [8] G. Lemieux, M. Alimadadi, S. Sheikhaei, S. Mirabbasi, and P. Palmer,
 624 "SoC Energy savings = reduce + reuse + recycle: A case study using a
 625 660 MHz DC-DC converter with integrated output filter," in *Proc. IEEE*
 626 *Can. Conf. Electr. Comput. Eng. (CCECE)*, 2008, pp. 947–950.
- 627 [9] Y. Qiu, M. Xu, J. Sun, and F. C. Lee, "A generic high-frequency model
 628 for the nonlinearities in buck converters," *IEEE Trans. Power Electron.*,
 629 vol. 22, no. 5, pp. 1970–1977, Sep. 2007.
- 630 [10] G. Spiazzi, P. Mattavelli, and L. Rossetto, "Effects of parasitic compo-
 631 nents in high-frequency resonant drivers for synchronous rectification
 632 MOSFETs," *IEEE Trans. Power Electron.*, vol. 23, no. 4, pp. 2082–2092,
 633 Jul. 2008.
- 634 [11] S. Abedinpour, B. Bakkaloglu, and S. Kiaei, "A multistage interleaved
 635 synchronous buck converter with integrated output filter in 0.18 μm SiGe
 636 process," *IEEE Trans. Power Electron.*, vol. 22, no. 6, pp. 2164–2175,
 637 Nov. 2007.
- 638 [12] J. Xiao, A. Peterchev, J. Zhang, and S. Sanders, "A 4 μA -quiescent-
 639 current dual-mode buck converter IC for cellular phone applications,"
 640 in *Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC)*, 2004, pp. 280–
 641 283.
- 642 [13] S. Rajapandian, K. L. Shepard, P. Haucha, and T. Karnik, "High-voltage
 643 power delivery through charge recycling," *IEEE J. Solid-State Circuits*,
 644 vol. 41, no. 6, pp. 1400–1410, Jun. 2006.
- 645 [14] N. Mohan, T. M. Undeland, and W. P. Robins, *Power Electronics Con-*
 646 *verters Application and Design*, 2nd ed. New York: Wiley, 1995.
- 647 [15] A. M. Niknejad and R. G. Meyer, "Analysis, design, and optimization of
 648 spiral inductors and transformers for Si RF IC's," *IEEE J. Solid-State*
 649 *Circuits*, vol. 33, no. 10, pp. 1470–1481, Oct. 1998.
- 650 [16] C. Yue and S. Wong, "On-chip spiral inductors with patterned ground
 651 shields for Si-based RF ICs," *IEEE J. Solid-State Circuits*, vol. 33, no. 5,
 652 pp. 743–752, May 1998.
- 653 [17] J. N. Burghartz, "Progress in RF inductors on silicon—understanding sub-
 654 strate losses," in *Proc. IEEE Int. Electron Devices Meeting (IEDM)*, 1998,
 655 pp. 523–526.
- 656 [18] J. N. Burghartz, D. C. Edelstein, M. Soyuer, H. A. Ainspan, and K.
 657 A. Jenkins, "RF circuit design aspects of spiral inductors on silicon,"
 658 *IEEE J. Solid-State Circuits*, vol. 33, no. 12, pp. 2028–2034, Dec.
 659 1998.
- 660 [19] W. Shen, F. Wang, D. Boroyevich, and C. W. Tipton, "Loss characterization
 661 and calculation of nanocrystalline cores for high-frequency magnetics
 662 applications," *IEEE Trans. Power Electron.*, vol. 23, no. 1, pp. 475–484,
 663 Jan. 2008.
- 664 [20] T. Y. Man, P. K. T. Mok, and M. Chan, "A CMOS-control rectifier
 665 for discontinuous-conduction mode switching DC-DC converters," in
 666 *Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC)*, 2006, pp. 358–
 667 359.
- 668 [21] J. Y. Park and M. P. Flynn, "A low jitter multi-phase PLL with capacitive
 669 coupling," in *Proc. IEEE Custom Integr. Circuits Conf. (CICC)*, 2006,
 670 pp. 753–756.



Mehdi Alimadadi received the B.A.Sc. degree from 671
 Iran University of Science and Technology, Tehran, 672
 Iran, in 1989, and the M.A.Sc. and Ph.D. degrees 673
 from the University of British Columbia (UBC), 674
 Vancouver, BC, Canada, in 2000 and 2005, 675
 respectively. 676

677 He was an Electrical Design Engineer for a cou-
 678 ple of companies in Toronto, ON, Canada, during
 679 2000–2004. In 2007, he was a Part-Time Consultant
 680 for a local company. He is currently a Postdoctoral
 681 Fellow at the Electrical and Computer Engineering
 682 Department (ECE), UBC, where he is engaged in advanced high-frequency
 683 UPS systems. His current research interests include on-chip power manage-
 684 ment, switching power converters, and DSP-based digital controllers.

685 Dr. Alimadadi was a recipient of the MITACS ACCELERATE grant. He
 686 is also a Registered Professional Engineer (P.Eng.) in the Province of British
 687 Columbia, Canada. 688



Samad Sheikhaei (S'02) received the B.Sc. and 689
 M.Sc. degrees in electrical engineering from Sharif 690
 University of Technology, Tehran, Iran, in 1996 691
 and 1999, respectively, and the Ph.D. degree from 692
 the University of British Columbia, Vancouver, BC, 693
 Canada, in 2008. 694

695 He was engaged in research and design en-
 696 gineering at Sharif University of Technology. He
 697 also worked in industry for a couple of years. He
 698 then joined the System-on-Chip Research Labora-
 699 tory, University of British Columbia, where he is
 700 currently a member of the Microsystems and Nanotechnology Group, and is
 701 engaged in the field of nanodevices and microelectromechanical systems. His
 702 current research interests include high-speed analog-to-digital converters, high-
 703 speed serial links, and on-chip dc–dc power converters. 704



Guy Lemieux (S'91–M'04–SM'08) received the 705
 B.A.Sc. degree in engineering science, and the 706
 M.A.Sc. and Ph.D. degrees in electrical and computer 707
 engineering from the University of Toronto, Toronto, 708
 ON, Canada. 709

710 In 2003, he joined the Electrical and Com-
 711 puter Engineering Department, University of British
 712 Columbia, Vancouver, BC, Canada, where he is cur-
 713 rently an Assistant Professor. He is a coauthor of the
 714 book *Design of Interconnection Networks for Pro-*
 715 *grammable Logic* (Kluwer, 2004). His current re-
 716 search interests include computer-aided design algorithms, very large scale inte-
 717 gration (VLSI) and system-on-a-chip (SoC) circuit design, field-programmable
 718 gate array (FPGA) architectures, and parallel computing.

719 Dr. Lemieux was a recipient of the Best Paper Award at the 2004 IEEE
 720 International Conference on Field-Programmable Technology. 721



Shahriar Mirabbasi (S'89–M'96) received the 722
 B.Sc. degree in electrical engineering from Sharif 723
 University of Technology, Tehran, Iran, in 1990, and 724
 the M.A.Sc. and Ph.D. degrees in electrical and com- 725
 puter engineering from the University of Toronto, 726
 Toronto, ON, Canada, in 1997 and 2002, respectively. 727

728 Since August 2002, he has been with the Electrical
 729 and Computer Engineering Department, University
 730 of British Columbia, Vancouver, BC, Canada, where
 731 he is currently an Associate Professor. His current re-
 732 search interests include analog, mixed-signal, and RF
 733 circuits, and microsystems. 734

735

736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752



William G. Dunford (S'78–M'81–SM'92) was a student at the Imperial College, London, U.K., and the University of Toronto.

He has been a Faculty Member at the University of Toronto. He has also been with the Royal Aircraft Establishment (now Qinetiq), Schlumberger, and Alcatel. He is currently a faculty member at the University of British Columbia, Vancouver, BC, Canada. He is also the Director of Legend Power Systems, Burnaby, BC, where he has also been active in product development. He has had a long-term interest in

photovoltaic powered systems and is also involved in projects in the automotive and energy harvesting areas.

Mr. Dunford has served in various positions on the Advisory Committee of the IEEE Power Electronics Society. He was also the Chair of the IEEE Power Electronics Specialists Conference (PESC) in 1986 and 2001.

Patrick R. Palmer (M'87) received the B.Sc. and Ph.D. degrees in electrical engineering from the Imperial College of Science and Technology, University of London, London, U.K., in 1982 and 1985, respectively.

In 1985, he joined the Department of Engineering, University of Cambridge, Cambridge, U.K., where he became a Reader in electrical engineering in 2005. In 1987, he joined St. Catharine's College, Cambridge. In 2004, he became an Associate Professor in the Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada. His current research interests include the characterization and application of high-power semiconductor devices, computer analysis, simulation and design of power devices and circuits, and fuel cells. He has extensive publications in his areas of interest and is the holder of two patents.

Dr. Palmer is a Chartered Engineer in the U.K.

753
754
755
756
757
758
759
760
761
762
763
764
765
766

IEEE
Proof

- 768 Q1: Author: Please provide the IEEE membership details (membership grades and years in which these were obtained), if any,
769 for M. Alimadadi.
- 770 Q2: Author: Please provide the expanded form of “ASITIC” in the text.
- 771 Q3: Author: The citation of Fig. 3 in this sentence has been changed to that of Fig. 13. Is it OK?

IEEE
Proof